水平: Entry level
工作类型: Full-time
工作内容
Job Description
1. FPGA platform resource and interface evaluation
2. Evaluation (complexity vs. performance), RTL implementation and verification of ISP (Image Signal Processing) algorithm on FPGA
3. Evaluation (complexity vs. performance), RTL implementation and verification of image compression algorithm on FPGA
4. Evaluation (complexity vs. performance), RTL implementation and verification of error correction algorithm for data storage on FPGA
5. Evaluation (complexity vs. performance), RTL implementation and verification of data encryption algorithm on FPGA
6. FPGA system integration including sensor control interface, high-speed data transferring interface, display interface, power control, etc.
Job Requirements
1. Experience in digital design and verification on FPGA platform
2. Experience in ISP, compression, error correction and encryption algorithm and application is better
3. Experience in high-speed interface, sensor interface and display interface is better
Location
Kaohsiung Software Technology Park(高雄軟體園區)
最后期限: 20-12-2024
点击免费申请候选人
报告工作
相同的工作
-
⏰ 05-12-2024🌏 信義區, 台北市
-
⏰ 05-12-2024🌏 新竹市
-
⏰ 05-12-2024🌏 新北市
-
⏰ 05-12-2024🌏 板橋區, 新北市
-
⏰ 05-12-2024🌏 新竹市
-
⏰ 05-12-2024🌏 新竹市
-
⏰ 05-12-2024🌏 新竹市
-
⏰ 05-12-2024🌏 板橋區, 新北市
-
⏰ 05-12-2024🌏 南港區, 台北市
-
⏰ 05-12-2024🌏 高雄市