Posição: Entry level

Tipo de empregos: Full-time

Loading ...

Conteúdo do emprego

  • Responsible for analog IP, standard cell, IO layout or Auto Place & Route.
  • DRC/LVS rules fixes.
Responsibilities
  • Responsible for analog IP, standard cell, IO layout or Auto Place & Route.
  • DRC/LVS rules fixes.
Experience

1.3年以上相關工作經驗 ,具備先進製程經驗者佳(16/10/7/5奈米) .
  • 電機相關科系畢
  • Interested in digital or analog layout.
Education

大學以上學歷
Loading ...
Loading ...

Data limite: 20-12-2024

Clique para aplicar para o candidato livre

Aplicar

Loading ...

EMPREGOS SEMELHANTES

Loading ...
Loading ...