レベル: Mid-Senior level

ジョブタイプ: Full-time

Loading ...

仕事内容

Looking for Block Level Physical Design/ Verification for a 3nm/5nm.

The candidate will be executing P&R tools on a high speed digital semi-custom layout

  • Candidate will assist the DE Leads in executing structural design including Synthesis runs, P&R, APR, Performance Verification involving static timing analysis, FEV and layout verification. Required Skills: ASIC and SoC design experience, Physical design CAD flows and Design convergence. Includes synthesis, APR, STA, LVS and debug.
Loading ...
Loading ...

締切: 20-12-2024

無料の候補者に適用するにはクリックしてください

申し込む

Loading ...

同じ仕事

Loading ...