IP Circuit Design Engineer (New Grad- Junior)

工作内容

Company

Qualcomm Semiconductor Limited

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

Digital - Oversees definition, design, verification, and documentation for ASIC development for a variety of products. Determines architecture design, logic design, and system simulation. Defines module interfaces/formats for simulation. Evaluates all aspects of the process flow from high-level design to synthesis, place and route, and timing and power use. Analyzes equipment to establish operation data, conducts experimental tests, and evaluates results.

Analog - Oversees definition, design, verification, and documentation for ASIC development for a variety of products. Determines architecture design and circuit specifications based on system level requirements. Is actively involved in all aspects of gate & transistor design from schematic entry to simulation verification. Heavy involvement in overseeing layout and silicon evaluation is also expected. Uses design tools such as Cadence, HSPICE, etc. Provides technical expertise for next generation initiatives.

Principal Duties & Responsibilities

• Uses tools/applications (i.e., Cadence, RTL Compiler, etc.) to execute the architecture and design of an individual block according to design protocol provided.
• Participates in developing an implementation strategy that meets system requirements and customer needs, occasionally relying on help from manager.
• Resolves architecture, design, or verification problems by applying sound ASIC engineering practices with minimal supervision.
• Owns the design and verification strategies of ASICs, SoC, and IP cores of a single block or IC Package.
• Writes tests and regressions to identify any bugs in own work and helps more junior team members do the same.
• Runs power checks on a single block to ensure it meets specifications provided by team lead.
• Interprets the results of performance checks and reports them to team lead.
• Provides ideas and furthers the innovation of ASICs, SoC, IP cores, and/or transistor level integrated circuits.
• Writes, reviews, and edits technical document in accordance with template requirements.
• Communicates directly with lead on any significant deviations from the Plan of Record for assigned block in a timely manner.
• Participates in design or project reviews and project meetings and supports these by providing team lead with progress on own related tasks.
• Provides input (i.e., timing, feasibility) on assigned tasks related to projects.
• Provides input on process improvement by identifying existing resources or work products that can be reused or applied to assigned tasks.
  
  

Additional Responsibilities Might Include

• Designs and implements test keys according to technology requirements.
• Uses modeling/simulation/layout tools to debug issues and help the development of competitive process technology modules.
• Develops and maintains databases for technology data mining and analysis.
  
  

Level Of Responsibility

• Working under some supervision.
• Making decisions that are moderate in impact; errors may have relatively minor financial impact or effect on projects, operations, or customer relationships; errors may require involvement beyond immediate work group to correct.
• Using verbal and written communication skills to convey information that may be somewhat complex to others who may have limited knowledge of the subject in question. May require basic negotiation and influence, cooperation, tact, and diplomacy, etc.
• Having a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to provide input on key decisions).
• Completing tasks with multiple steps that can be performed in various orders; some planning and prioritization must occur to complete the tasks effectively; mistakes may result in some rework.
• Exercising creativity to draft original documents, imagery, or work products within established guidelines.
• Using deductive and inductive problem solving; multiple approaches may be taken/necessary to solve the problem; often information is missing or incomplete; intermediate data analysis/interpretation skills may be required.
• May be solicited during strategic planning period.
  
  

Minimum Qualifications

Bachelor’s degree in Science, Engineering, or related field and 1+ years of ASIC design, verification, or related work experience.

OR

Master’s degree in Science, Engineering, or related field of ASIC design, verification, or related work experience.

OR

PhD in Science, Engineering, or related field. Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields.

Basic English reading and communication skill.

Preferred Qualifications

• Master’s degree in Electrical Engineering, Computer Science, or Computer Engineering.
• Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design.
• Understanding of device physics, semiconductor manufacturing process.
• Experience of industry tool usage – Design Compiler, Modelsim, Innovus, Primetime, Cadence, HSPICE, etc.
• Programming skill in Verilog, VHDL, Python, Perl, TCL, Shell, etc.
  
  

Applicants: If you need an accommodation, during the application/hiring process, you may request an accommodation by sending email to accommodationsupport

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.