Position: Mid-Senior level

Job type: Full-time

Loading ...

Job content

Requisition ID: 52352

Location: Zhubei, Taiwan

Job Type: Permanent

Key Accountabilities:

  • Define testbench infrastructure using SystemVerilog, SVA, UVM and Formal.
  • Responsible for complete digital level verification at IP level and/or chip level.
  • Modeling of analog functions in SystemVerilog.
  • Responsible for complete chip level verification of mixed signal IC including test plan creation, FCOV define, stimulus/checker implementation, regression ramp-up and coverage closure and gate-level simulation clean up.
  • Work closely with design team to architect a new design verification environment and produce high quality verification closure. Review interface/function define with designers to identify protocol level issues early.
  • Infrastructure work including developing scripts, methodologies and tools for efficiency and quality improvements.

Key Attributes:

  • 8+ years of experience in ASIC/IC Verification or Design.
  • Experience in UVM based verification flow.
  • Good understanding of OOP concepts
  • Familiar with scripting language like Makefile, Perl, Tcl or Python.
  • Experience in SimVision or Verdi debug skills.
  • Experience in Assertion and formal verification (Jasper, 0-in, IFV, Model checking) is a plus.

To Make Our Lives Easier

Renesas Electronics Corporation (TSE: 6723) empowers a safer, smarter and more sustainable future where technology helps make our lives easier. A leading global provider of microcontrollers, Renesas combines our expertise in embedded processing, analog, power and connectivity to deliver complete semiconductor solutions. These Winning Combinations accelerate time to market for automotive, industrial, infrastructure and IoT applications, enabling billions of connected, intelligent devices that enhance the way people work and live. Learn more at renesas.com. Follow us on LinkedIn, Facebook, Twitter, YouTube, and Instagram.

Renesas’ mission, To Make Our Lives Easier, is underpinned by our company culture, TAGIE. TAGIE stands for Transparent, Agile, Global, Innovative and Entrepreneurial. Our goal is to embed this unique culture in everything we do to succeed as a company and create trust with our diverse colleagues, customers and stakeholders.

We are committed to creating a diverse culture where everyone is included and feels a sense of belonging. For more information, please read our Diversity & Inclusion Statement.

Loading ...
Loading ...

Deadline: 20-12-2024

Click to apply for free candidate

Apply

Loading ...

SIMILAR JOBS

Loading ...
Loading ...