Loading ...
Loading ...
Senior Digital Design Verification Engineer
전망: 192
갱신일: 05-11-2024
위치: Taipei City
범주: 첨단 기술 기계 / 기술 전기 전자 IT-소프트웨어
산업: Electrical Electronic Manufacturing Computer Hardware Semiconductors
수평: Associate
직업 종류: Full-time
Loading ...
작업 내용
We’re looking for a Senior Digital Design Verification Engineer.As a Senior Mixed Signal Digital Design Verification engineer at NVIDIA, you’ll verify the design and implementation of our cutting edge SerDes IPs. This ground breaking technology will enable and accelerate gaming, artificial intelligence, deep learning, and autonomous driving. We have put together a world-class team that delivers IPs that will be consumed by standard as well as industry-leading proprietary high-speed protocols.
What You’ll Be Doing
- Responsible for verification of the digital design, golden models and micro-architecture of the SerDes IPs using advanced verification methodologies such as UVM.
- Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.
- You are expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.
- Write and execute test plan and thoroughly verify a design in a product shipment focused / compressed schedule.
- Work with architects, designers, and pre and post silicon verification teams to accomplish your tasks.
- Bachelors or Masters Degree in Electrical Engineering or Computer Science or Computer Engineering or equivalent experience.
- At least 5 years of relevant experience.
- Background in verification at Unit/Sub-system/SOC level and expertise in SystemVerilog a must.
- Experience using random stimulus along with functional coverage and assertion-based verification methodologies a must.
- Experience in verification methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debug.
- Expertise in bus or interconnect protocols (e.g. PCI Express, USB, SATA) a big plus.
- Background in verifying complex SerDes system, understanding mixed-signal designs, and have experience in modeling of analog circuits a big plus.
- Perl, Python, C/C++ programming language experience.
- Good debugging and analytical skills.
- Great communication skills & dream to work as a great teammate.
Loading ...
Loading ...
마감 시간: 20-12-2024
무료 후보 신청 클릭
작업 보고
Loading ...
동일한 작업
-
⏰ 05-12-2024🌏 Xinyi District, Taipei City
-
⏰ 05-12-2024🌏 Hsinchu City
-
⏰ 05-12-2024🌏 New Taipei City
-
⏰ 05-12-2024🌏 Banqiao District, New Taipei City
Loading ...
-
⏰ 05-12-2024🌏 Hsinchu City
-
⏰ 05-12-2024🌏 Hsinchu City
-
⏰ 05-12-2024🌏 Hsinchu City
-
⏰ 05-12-2024🌏 Banqiao District, New Taipei City
Loading ...
-
⏰ 05-12-2024🌏 Nangang District, Taipei City
-
⏰ 05-12-2024🌏 Kaohsiung City