Posizione: Entry level

Tipo di lavoro: Full-time

Loading ...

Contenuto del lavoro

  • Responsible for analog IP, standard cell, IO layout or Auto Place & Route.
  • DRC/LVS rules fixes.
Responsibilities
  • Responsible for analog IP, standard cell, IO layout or Auto Place & Route.
  • DRC/LVS rules fixes.
Experience

1.3年以上相關工作經驗 ,具備先進製程經驗者佳(16/10/7/5奈米) .
  • 電機相關科系畢
  • Interested in digital or analog layout.
Education

大學以上學歷
Loading ...
Loading ...

Scadenza: 20-12-2024

Clicca per candidarti per un candidato gratuito

Applicare

Loading ...

LAVORI SIMILI

Loading ...
Loading ...