Loading ...
Loading ...
I/O Circuit Design Engineer (IP)
Visualizza: 128
Giorno di aggiornamento: 05-11-2024
Località: Hsinchu City
Categoria: Alta tecnologia Meccanico / Tecnico Elettrico / Elettronico
Industria: Software Development Wireless Services Semiconductor Manufacturing
Tipo di lavoro: Full-time
Loading ...
Contenuto del lavoro
CompanyQualcomm Semiconductor Limited
Job Area
Engineering Group, Engineering Group > ASICS Engineering
General Summary
As a leading technology innovator, Qualcomm pushes the boundaries of what’s possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.
This is a design position in the I/O Pad design team working on delivering quality low power I/O IP in state of art CMOS/FinFET technology nodes for Qualcomm’s advanced mobile baseband, Auto, IOE/IOT & consumer products. Join QCT’s IP team in designing and implementing I/Os for Qualcomm’s next generation chipsets. The team is responsible for the complete design lifecycle, from system-level concept to tape out and post-silicon support, of advanced digital and mixed-signal ASIC designs in advanced CMOS/FinFET processes.
Responsibilities
- Mixed-signal transistor level circuit design for General Purpose I/O (GPIO) and Custom I/Os, including specialty I/O such as eMMC, SDC, I2C, RGMII, LVDS, SLIMBus, RFFE, SPMI
- Soundwire and multi-level voltage I/Os using low voltage transistors. Circuit design & Simulations for I/O circuitry
- Work with layout, packaging and system engineers to meet design specifications.
- Bachelor’s degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
Master’s degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
Qualifications
- Proven track record of mixed-signal transistor level circuit design in the field of I/Os.
- Recent experience in I/O designs for wireless devices including Low-Power I/O design.
- Solid understanding of related CMOS and FinFET process technology issue.
- Familiar with I/O design methodology & flow, Calibration, JTAG design requirements, understanding of analog circuitry.
- Familiarity with ASIC flow: Synopsys libraries, LEF, CPF, UPF, Place & Route & understanding of top level verification flow.
- Familiar with Power & Signal Integrity and understanding of signal switching, noise & design issues.
- Experience in Cadence Virtuoso (Layout)
- Experience/skills in the following areas are highly valued: SKILL, PERL & TCL scripting, writing Verilog/VHDL, IBIS modeling, characterization and generating .LIBs.
- Familiarity with package/board constraints is a plus
- Proven successful track record as a team player with an engineering team.
- Excellent communication skills and ability to work across multiple teams in multiple locations.
- Possess accountability and ownership.
- All levels of CMOS & FinFET IC development experience.
- Works independently with minimal supervision.
- Provides supervision/guidance to other team members.
- Decision-making is significant in nature and affects work beyond immediate work group.
- Requires verbal and written communication skills to convey complex information. May require negotiation, influence, tact, etc.
- Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).
- Tasks do not have defined steps; planning, problem-solving, and prioritization must occur to complete the tasks effectively.
Although this role has some expected minor physical activity, this should not deter otherwise qualified applicants from applying. If you are an individual with a physical or mental disability and need an accommodation during the application/hiring process, please call Qualcomm’s toll-free number found here for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities as part of our ongoing efforts to create an accessible workplace.
Qualcomm is an equal opportunity employer and supports workforce diversity.
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
If you would like more information about this role, please contact Qualcomm Careers.
Loading ...
Loading ...
Scadenza: 20-12-2024
Clicca per candidarti per un candidato gratuito
Segnala lavoro
Loading ...
LAVORI SIMILI
-
⏰ 05-12-2024🌏 Hsinchu City
-
⏰ 05-12-2024🌏 Hsinchu City
-
⏰ 05-12-2024🌏 Hsinchu City
-
⏰ 05-12-2024🌏 Hsinchu City
Loading ...
-
⏰ 05-12-2024🌏 Hsinchu City
-
⏰ 05-12-2024🌏 Hsinchu City